Register for Training Course on Field-Programmable Gate Array (FPGA) Design and High-Level Synthesis (HLS)
Please fill in your information to complete the registration.
Course Summary
Training Course on Field-Programmable Gate Array (FPGA) Design and High-Level Synthesis (HLS)
Bangkok
Start: January 19, 2026
End: January 30, 2026
Duration:10 Days
Course Fee:USD 9,000
Payment Information
Currency:USD
Payment Mode:Bank Transfer
Payment instructions will be sent via email after registration.
Register for Training Course on Field-Programmable Gate Array (FPGA) Design and High-Level Synthesis (HLS) - Bangkok - January 19, 2026 | Datastat Training Institute